On Architectural Support for Instruction Set Randomization

نویسندگان
چکیده

برای دانلود باید عضویت طلایی داشته باشید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Architectural Support for 3D Graphics in the Complex Streamed Instruction Set

In this paper we extend the previously proposed Complex Streamed Instruction Set (CSI) architecture to provide for floating-point computations and conditional execution in order to efficiently support 3D graphics applications. The CSI extension is evaluated using an industry standard 3D benchmark, and compared to the Intel’s Streaming SIMD Extension (SSE). Compared to a 4-way issue superscalar ...

متن کامل

Instruction set architectural guidelines for embedded packet-processing engines

This paper presents instruction set architectural guidelines for improving general-purpose embedded processors to optimally accommodate packet-processing applications. Similar to other embedded processors such as media processors, packet-processing engines are deployed in embedded applications, where cost and power are as important as performance. In this domain, the growing demands for higher ...

متن کامل

Where's the FEEB? The Effectiveness of Instruction Set Randomization

Instruction Set Randomization (ISR) has been proposed as a promising defense against code injection attacks. It defuses all standard code injection attacks since the attacker does not know the instruction set of the target machine. A motivated attacker, however, may be able to circumvent ISR by determining the randomization key. In this paper, we investigate the possibility of a remote attacker...

متن کامل

Modified Architectural Support for predicate execution of Instruction level parallelism

Utilizing speculative execution alone to extract instruction level parallelism in the presence of branches has performance limitation .The fundamental limitation is that speculation eliminates dependencies between instructions and branches, but does not remove the branches themselves. To overcome this drawback, predicate execution is investigated. Predicate or guarded execution enables a compil...

متن کامل

C/C++ compiler support for Siemens TriCore DSP instruction set

How to make compilers more useful for developing DSP applications and reduce reliance on assembly coding has long been a topic of interest in the DSP community. This paper presents Siemens solutions for supporting its TriCore DSP/microcontroller architecture, including SIMD instructions, at the C/C++ level. Two solutions based on either extending C/C++ language with the new built-in DSP data ty...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: ACM Transactions on Architecture and Code Optimization

سال: 2020

ISSN: 1544-3566,1544-3973

DOI: 10.1145/3419841